Welcome to RealFast!

Graphics Controller Cores

The RealFast Graphics Controller provides a flexible solution, which may be implemented in Altera FPGA devices. All Graphics Controller Core variants are delivered with device drivers and software functions which are designed for minimum RAM usage and for maximum performance. These device drivers and SW functions are fully compatible with Alteras Nios IDE. Hardware and software engineers will benefit from a consistent and familiar development environment. All graphics controller cores support any XGA compatible CRT and LCD monitor with analog input trough external video DAC. Adaptation to support smaller STN/TFT screens with different timings can be made up on request.

Typical Applications

  •  Embedded Process Control GUIs

  • Other control terminal GUIs

  • Security terminals

  • Measurement equipment displays

  • Medical instruments displays

RealFast Graphics Controller XGA Core

24Bit (16.7M colors)
Graphics Controller Core
16Bit (65536 colors)
Graphics Controller Core
8Bit (256 colors)
Graphics Controller Core
Datasheet pdf pdf pdf
External video memory requirement Yes
Standard SRAM interface supported
Yes
Standard SRAM interface supported
Yes
Standard SRAM interface supported
Memory size requirement when using full screen 2.25MByte 1.5MByte 768KByte
Dynamic screen size support
(visible screen area)
Yes
Configured by CPU
(static screen size optionally available upon
request, gives 20-40% area reduction)
Yes
Configured by CPU
(static screen size optionally available upon
request, gives 20-40% area reduction)
Yes
Configured by CPU
(static screen size optionally available upon
request, gives 20-40% area reduction)
Indexed Color Support No
Uses 8bits for each color channel
No
Five bits each are used for red and blue, and 6 bits for green
Yes
Trough clolor lok up table (CLUT)
CLUT can be configured by CPU and/or a initialization file
Screen refresh rate 60Hz 60Hz 60Hz
Hardware Cursor support Will be added later in Q1 2007 Will be added later in Q1 2007 Will be added later in Q1 2007
Area usage Altera Cyclone II Device (EP2C35F672C6) 701 LEs Altera Cyclone II Device (EP2C35F672C6) 409 LEs  Altera Cyclone II Device (EP2C35F672C6) TBD LEs
Clock nets System clock, 100MHz
Display clock, 65MH
CPU clock, up to 100MHz
System clock, 100MHz
Display clock, 65MH
CPU clock, up to 100MHz

System clock, 100MHz
Display clock, 65MH
CPU clock, up to 100MHz

- - - - - - - - - -


© Copyright 2001 - RealFast Education AB. All rights reserved.
webmaster@realfast.se
.
.
RF Harware Consulting
RF Education
RF Intellectual Property Provider
RealFast Missons
Careers at RealFast
Latest News
Contact us
webmaster@realfast.se


UDP/IP Information

UDP/IP Detailed Information
[Giga] [Mega] [Lite]

UDP/IP Product Data
Datasheet: [Giga] [Mega] [Lite]
Brochure
RealFast IP Newsletter Nov 2005

UDP/IP Literature

Publications


FAQnew